AMIQ Consulting

How to use clone() and copy() in SystemVerilog

When developing a verification environment using SystemVerilog and the UVM methodology, I often encounter the need to either clone a class instance using the clone()

Ioana Catalina Cristea June 4, 2025 No Comments

UVM Packer Size Limitation: The 4KB Problem

In UVM-based verification environments, uvm_packer is a powerful utility for converting class objects to bit streams and vice versa. It’s commonly used for serialization and

Rares Stanca May 6, 2025 No Comments

Accessing elements in an array of interfaces

Accessing elements of instance arrays in SystemVerilog requires elaboration-time constants, which can limit flexibility and scalability. Using generate constructs or virtual interfaces helps overcome these

Ioana Catalina Cristea March 28, 2025 No Comments