SystemVerilog allows rand modifier to be used for object handles and the object will be randomized only if it is not null. The “gotcha” is

SystemVerilog allows to call functions inside constraints, although, as I found out, it is a sensitive topic. Here is an example: class constraint_container; rand int