Ioana Cristea from Amiq shows how to achieve a non blocking communication between the SystemVerilog simulator and an external component, like Python: Non-Blocking Socket Communication

Dan Gisselquist presents some statistics on how much time various formal proofs have taken him to complete. He also gives some advice on what to