Is it legal SystemVerilog syntax to declare a class inside a program? What about a function inside a generate block? The table below summarizes the